Skip to content

Email: info@m-iss.in

  • M-ISS Bot
  • Student Network
  • Alumni
  • LanguageExpand
    • English
    • हिन्दी
    • عربي
  • Shopping Cart 0
    • No products in the basket.

M-ISS_Logo_2022NEW_M-ISS_Logo
  • About Us
  • CoursesExpand
    • Physical Design
    • Analog Layout
    • Design Verification
    • Embedded Systems
  • Why M-ISS?Expand
    • Faculty
    • Highlights
    • Infrastructure
    • Testimonials
  • Placements
  • Blog
  • Talent Board
  • Login
Register
M-ISS_Logo_2022
Login

Training & Live Sessions on

Analog
Layout

Be that Analog Layout Designer with the world-class industry-oriented training program using the Cadence Virtuoso tool.

https://m-iss.in/course/entrance-test-fee/ Or
Basic Details

2000+ Engineers trainers provided to Industry!

Course Details

Check FAQs
Exam Syllabus

Need to qualify for the screening test and technical interview. The test would be conducted in Basic Electronics – R, L, C, Diode, BJT, FET, CMOS, etc. Analog basic circuits Like RLC circuits, Amplifiers, Opamp, Oscillators, and Network Theory. Digital Electronics – Number Systems, Boolean Algebra, K-Maps, Logic Gates, Logic Families, Combinational Circuits, Sequential Circuits, and Counters.

Qualification

B.E/B.Tech in ECE/EEE, M.E/M.Tech/M.S in VLSI/Embedded Systems/Digital Electronics.

Academics

Aggregate of 65% & Above

No. of Seats

80

Fee

₹80,000/- [+18% GST]

Enroll Now Or
Register for More
Chandra Rao Kondepati_M-ISS Faculty

Chandra Rao Kondepati

Mr. Chandra is the Analog Layout Manager in MosChip leading a team of 50 members, and he has been working in the VLSI industry for the last 18 years.
Sarath Chandra_M-ISS Faculty

Sarath Chandra

Mr. Sarath Chandra is the Analog Layout faculty with more than 11+ years of Industry experience...

Course Content

Fundamental concepts in MOSFET, Second order effects, Digital logic gates design, Fabrication concepts, Latch-Up, Antenna effect, and Standard cell layout.
Fundamentals of analog circuits like Amplifiers, Opamps, Differential amplifiers, BGR, DAC, and PLL. Analog layout concepts like Module based floor plan techniques, Device Matching techniques, Routing techniques (Power, Signal), Shielding concepts, Deep sub-micron process challenges like Well proximity, LOD, and STI effects, ESD concepts, and Layout guidelines. Physical verification concepts like LVS, DRC, and Antenna with Parasitic extraction. Exposure to the Importance of reliability checks like EMIR analysis, DFM checks, ESD path checks, Chip level issues, and FINFET fundamentals. The trainees get to work on 4 to 5 different designs. The assignments are designed in such a way that our trainees have a clear understanding of developing layouts from schematics following the design constraints, process challenges, and layout guidelines and verified their designs and extracted within the given specification limits.
  • 3 Months of practical learning
  • Hands-on experience with Tools
  • Placement Assistance
  • Certificate of Completion
Average Rating:
 4.55/5
A place to learn and enhance our knowledge on layout designing with a good response from staff and mentors through a friendly atmosphere.
Mudi Kiran
Layout Engineer

Start Getting New Knowledge and Experience, Together!

Get the job-oriented training from the Industry Experts & be Future-Ready!

Register for the Course

Accepted Payment Modes

  • About Us
  • Faculty
  • Testimonials
  • Infrastructure
  • Highlights
  • Blog
  • Students Network
  • Alumni Network
  • Contact Us
About M-ISS

The institute was started with the objective of creating a talent pool of trained engineers both for in-house requirement and to meet the ever growing demand from other MNCs.

A MosChip Entity.
A MosChip Entity
Courses
  • Physical Design
  • Analog Layout
  • Design Verification
  • Embedded Systems
SOCIAL & Secure


Re-Issue Course Certificate
Recent Posts
  • Central Heating Systems_M-ISS
    Industrial Applications of Embedded Systems – A Few Examples20/06/2022
  • Embedded Systems Training_M-ISS
    Enrolment - Embedded Systems Course
    ₹85,000.00 (Exc. GST)
    Add to basketLoading Done

© 2023 MosChip Institute of Silicon Systems (M-ISS)

Linkedin Facebook Twitter Instagram YouTube

Privacy Policy | Cancellation & Refund Policy | Terms of Use

A note to our visitors

This website has updated its privacy policy in compliance with changes to European Union data protection law, for all members globally. We’ve also updated our Privacy Policy to give you more information about your rights and responsibilities with respect to your privacy and personal information. Please read this to review the updates about which cookies we use and what information we collect on our site. By continuing to use this site, you are agreeing to our updated privacy policy.

Scroll to top
  • Talent Board
  • M-ISS Bot
  • About Us
  • Courses NEW
    • Physical Design
    • Analog Layout New Batch
    • Design Verification
    • Embedded Systems
  • Why M-ISS?
    • Faculty
    • Highlights
    • Infrastructure
    • Testimonials
  • Placements
  • Network
    • Students Network
    • Alumni Network
  • Blog
  • Lang.
    • English
    • हिन्दी
    • عربي
Search