Skip to content

Email: [email protected]

  • M-ISS Bot
  • Model Exam Papers
  • Student Network
  • Alumni
  • LanguageExpand
    • English
    • हिन्दी
    • عربي
  • Shopping Cart 0
    • No products in the basket.

M-ISS_Logo_2022NEW_M-ISS_Logo
  • About Us
  • CoursesExpand
    • Physical Design
    • Analog Layout
    • Design Verification
    • Embedded Systems
  • Why M-ISS?Expand
    • Faculty
    • Highlights
    • Infrastructure
    • Testimonials
  • Placements
  • Blog
  • Talent Board
  • Login
Register
M-ISS_Logo_2022
Login

Training & Live Sessions on

Design Verification

Help the world by becoming a World-class Design Verification Engineer. The world-class industry-oriented VLSI – Design Verification training using Cadence & Mentor Graphic tool.

Apply For Entrance Test Or
Basic Details

2000+ Engineers trainers provided to Industry!

Course Details

Check FAQs
Exam Syllabus

Need to qualify for the screening test and technical interview. The test would be conducted in Basic Electronics – BJT, FET, CMOS; Digital Electronics – Number Systems, Boolean Algebra, K-Maps, Logic Gates, Logic Families, Combinational Circuits, Sequential Circuits, and Counters.

Qualification

B.E/B.Tech in ECE/EEE, M.E/M.Tech/M.S in VLSI/Embedded Systems/Digital Electronics.

Academics

Aggregate of 65% & Above

No. of Seats

80

Fee

₹95,000/- [+ 18% GST].

Enroll Now Or
Register for More
Anand Shankar Moghe_M-ISS_Faculty

Mr. Anand Shankar Moghe

35+ Years of Industry experience with Masters degree in ECE from the Philips International Institute in Netherlands
Subba Rao Yerra_M-ISS Faculty

Subba Rao Yerra

15+ years of VLSI Industry Experience with 10+ years as a faculty...
Kishore Vennela_M-ISS Faculty

Kishore Vennela

12+ years of VLSI Industry Experience with...

Course Content

Basics of RC circuits; Charging and discharging; governing equations and their explanation; rise time and fall time, RC time constant, Elmore delay model in distributed RC network; concept of drive strength, contention, tri-state and noise margin. Practice problems.

Binary Number systems: Sign-magnitude (SM),  1’s complement, 2’s complement(TC);  addition of 2’complement numbers, Logical and arithmetic shifting, sign extension, binary fractions; Practice problems in logic circuits related to binary number systems.

Combinational circuits: Karnaugh map, De-Morgan’s theorems, Multiplexer as a universal element, de-multiplexers, using multiplexers for constructing other logic gates – N/AND, N/OR, XOR, XNOR, NOT, Buffer.   Practice problems in combinational logic

Working of NMOS FET from first principles. Concept of threshold voltage;  cutoff region, linear regin and saturation region. Transmission of an imperfect 1/0 and perfect 1/0; Building logic gates using MOS transistors as transmission switches. Construction of 2-i/p NAND, NOR, AND, OR gates, and inverter. Voltage transfer characteristic (VTC) of an inverter.

More combinational circuits: Arithmetic comparator for 4 bits, cascaded arithmetic comparators, demultiplexers, decoders, priority encoders, extended Priority encoders, 2-input hardware sorter, 4-input sorter, seven segment decoder implementation, carry lookahead adder, carry save adder, multiplier, Booth’s  multiplier; Practice problems in Combinational logic.

Sequential Logic: Basic difference between sequential and combinational. Construction of a 1-bit latch using transmission and feedback CMOS switches.  Construction of an edge triggered flipflop using latches. Difference between the operation of a latch and the operation of a flip flop. Introduction to FSM. Timing parameters in sequential elements – setup time, hold time and clk-to-Q propagation delay. Clock skew. Practice problems

Different types of flipflops. D, JK and T flip flop; Characteristic table and excitation tables, converting from one type of FF to another; Timing parameters of flip flops and Concept of metastability; Timing violations; Clock Domain Crossing (CDC); single-bit 2-FF synchronizer.

General representation of a Finite State Machine (FSM); Moore and Mealy State machines; Shift registers, Counters; counters used as frequency dividers, Sequence detector, design of a divide-by-5 counter with 50% duty cycle.

Problem solving in FSM: Washing machine controller, Candy vending machine controller, Traffic signal controller, Round robin arbiter, etc. Problems in frequency division using counters and how to get an output frequency with a certain division ratio and duty cycle.

Introduction to STA: different types of timing paths; False path and multicycle path. Clock skew; max permissible clock skey in a circuit and how to overcome hold timing violation and setup timing violations in circuits; Useful skew and max frequency of operation.

Verilog HDL: Introduction, Data Types, Verilog operators, different levels of modelling, behavioral modeling, always vs initial blocks, blocking vs nonblocking assignments, Stratified event queue, tasks and functions, recursive tasks and functions, compiler directives, system functions, Writing the design code for the problems done; writing test benches in Verilog.

System Verilog: New data types, processes, fundamentals of OOP, transaction class, generator class, interface and modports, driver class, environment class, scoreboard class etc. Porting the Washing machine controller test bench and candy vending machine controller testbench to SV.

  • 6 Months of practical learning
  • Hands-on experience with Tools
  • Placement Assistance
  • Certificate of Completion
Average Rating:
 4.55/5
One stop solution for all your requirements in VLSI training. Experienced trainers and challenging tasks makes your learning easy. They also provide you placements.
Nikky S
VLSI Engineer

Start Getting New Knowledge and Experience, Together!

Get the job-oriented training from the Industry Experts & be Future-Ready!

Register for the course

Accepted Payment Modes

  • About Us
  • Faculty
  • Testimonials
  • Infrastructure
  • Highlights
  • Blog
  • Students Network
  • Alumni Network
  • Contact Us
About M-ISS

The institute was started with the objective of creating a talent pool of trained engineers both for in-house requirement and to meet the ever growing demand from other MNCs.

A MosChip Entity.
A MosChip Entity
Courses
  • Physical Design
  • Analog Layout
  • Design Verification
  • Embedded Systems
SOCIAL & Secure


Re-Issue Course Certificate
Recent Posts
  • Central Heating Systems_M-ISS
    Industrial Applications of Embedded Systems – A Few Examples20/06/2022
  • Embedded Systems Training_M-ISS
    Enrolment - Embedded Systems Course
    ₹85,000.00 (Exc. GST)
    Add to basketLoading Done

© 2023 MosChip Institute of Silicon Systems (M-ISS)

Linkedin Facebook Twitter Instagram YouTube

Privacy Policy | Cancellation & Refund Policy | Terms of Use

A note to our visitors

This website has updated its privacy policy in compliance with changes to European Union data protection law, for all members globally. We’ve also updated our Privacy Policy to give you more information about your rights and responsibilities with respect to your privacy and personal information. Please read this to review the updates about which cookies we use and what information we collect on our site. By continuing to use this site, you are agreeing to our updated privacy policy.

Scroll to top
  • Talent Board
  • M-ISS Bot
  • About Us
  • Courses NEW
    • Physical Design
    • Analog Layout New Batch
    • Design Verification
    • Embedded Systems
  • Why M-ISS?
    • Faculty
    • Highlights
    • Infrastructure
    • Testimonials
  • Placements
  • Network
    • Students Network
    • Alumni Network
  • Blog
  • Model Exam Papers
  • Lang.
    • English
    • हिन्दी
    • عربي
Search