Design Verification
Help the world by becoming a World- class Design Verification Engineer. The world-class industry-oriented VLSI – Design Verification training using Cadence & Mentor Graphic tool.
2000+ Engineers trainers provided to Industry!
Course Details
Need to qualify for the screening test and technical interview. The test would be conducted in Basic Electronics – BJT, FET, CMOS; Digital Electronics – Number Systems, Boolean Algebra, K-Maps, Logic Gates, Logic Families, Combinational Circuits, Sequential Circuits, and Counters.
B.E/B.Tech in ECE, M.E/M.Tech/M.S in VLSI/Embedded Systems/Digital Electronics.
Aggregate of 65% & Above
30
₹95,000/- [+ 18% GST].
Subba Rao Yerra
Course Content
Fundamental concepts in digital abstraction, MOSFET switch, CMOS basics, Digital circuit speed, NMOS logic, CMOS logic, combinational logic, sequential logic, synchronous sequential design, timing awareness, setup/hold requirement significance, asynchronous circuits, metastability, synchronization, logic synthesis fundamentals, advanced logic synthesis, Verilog, Verification Flows, Coverage Driven Verification concepts, System Verilog, UVM, Test Bench Components, TLM, Factory Concept, Advantages of UVM flow.
- 6 Months of practical learning
- Hands-on experience with Tools
- Placement Assistance
- Certificate of Completion
Start Getting New Knowledge and Experience, Together!
Get the job-oriented training from the Industry Experts & be Future-Ready!